Both RV-VLSI and RV-SKILLS are same, we will move to rv-skills alone website sooner
Follow us:

Advanced Diploma in ASIC Design - Physical Design

ASIC Physical Design (ADAD-PD) gives you skills and hands-on practice across the entire backend ASIC flow, from Netlist to GDSII.

  • 90% placement record in VLSI
  • Certificate
  • Classroom
  • Industry-experienced faculty
  • CategoryVLSI Courses
  • You become aASIC Physical Design Engineer
  • DurationEnquire at the centre
Physical Design 90% placement record

Have a question?

Leave your details and our counsellor will call you back.

Syllabus

What the course covers

What you will cover8 topics

  • Introduction to the ASIC Flow
  • Design setup and design automation
  • Chip-level and block-level implementation steps
  • Floorplan and power planning
  • Placement and Clock Tree Synthesis
  • Routing, physical verification: DRC, LVS and DFM checks
  • Signal integrity and back annotation
  • Sign-off checks and tapeout
What you will learn

Skills you will build

01

Floorplan & power planning

Plan the chip area, the power grid and where the blocks go

02

Placement & clock tree synthesis

Place the cells and build the clock tree (CTS)

03

Routing & physical verification

Route the design and run DRC, LVS and DFM checks

04

Sign-off & tapeout

STA, timing closure and the final sign-off checks before tapeout

About the course

Course description

ASIC Physical Design (ADAD-PD) gives you skills and hands-on practice across the entire backend ASIC flow, from Netlist to GDSII.

As a Physical Design Engineer you convert the gate-level netlist from synthesis into a layout that goes to the fab. You "fit" the design into a given area while meeting the power and timing constraints set by the chip lead. You start with SoC block-level work and can grow into owning the complete chip implementation.

You will learn to use Synopsys ICC2, PrimeTime and other layout-design tools. The focus is on STA, timing closure, power plan and floorplan, placement, Clock Tree Synthesis (CTS), routing and physical verification (DRC, LVS and ERC). We also discuss parasitic extraction and its impact on timing and power.

Tools you will use: Synopsys ICC2Synopsys PrimeTime

Placement opportunities

RV Skills placement record in VLSI has been an impressive 90%

After completing this course you may be eligible to apply for ASIC Physical Design Engineer jobs. Companies visit us regularly to hire qualified students through our campus placement drives.

  • Mentor Graphics
  • Synopsys
  • Intel
  • Samsung
  • Qualcomm
  • NXP
  • Broadcom
  • IBM
  • Cypress
  • Synapse
  • KPIT Cummins
  • Tata Elxsi
  • Wipro
  • HCL
  • Infosys

Ready to start your career?

Talk to our counsellor about Physical Design. We will answer your questions and help you pick the right batch.

Enquire now
Enquire now · Request a call back
WhatsApp Call us